

ANNEALED TEMPERATURE SOL-GEL DEPOSITED P-CHANNEL TYPE $\text{Cu}_x\text{Cr}_{1-x}\text{O}_2$ - THIN FILM TRANSISTORS

P. Sateesh ^{a*}

Department of Physics, St. Peter's Engineering College, T.S, 500100, India

Yarlagadda Subbarao^b

Department of Basic Sciences & Humanities, Seshadri Rao Gudlavalleru Engineering College-AP-
521356

Venishetty Sunil Kumar ^c

Department of Physical Science, Kakatiya Institute of Technology and Science, TS, Warangal –
506015

Hemanth Kumar Narsetti^d

Department of Physics, St. Peter's Engineering College, T.S, 500100, India

K. Ashalatha^e

Department of Physics, CMR College of Engineering and Technology, TS - 501401, India

G. Ramireddy ^f

Department of Mathematics, Mallareddy Engineering College, Secunderabad – TS- 500100

K. Gopinath^g

Department of Chemistry St. Peter's Engineering College, T.S, 500100, India

P. Sivakumar^h

Department of Physics, St. Peter's Engineering College, T.S, 500100, India

Corresponding Author: Sateesh.poonam@gmail.com

Abstract:

Thin-film transistors (TFTs) were created in this study by integrating transparent p-type $\text{CuCr}_{1-x}\text{O}_2$ semiconductor thin films, which were created using spin coating. ($x = 0.0 \leq x \leq 0.4$). For P-type thin-film transistors, which are essential parts of printed electronics, Cu-based films offer a low-cost and low-energy manufacturing method. $\text{CuCr}_{1-x}\text{O}_2$ thin-film device performance was thoroughly examined, along with its structural and morphological elements and optical characteristics. When the annealing temperature (T_a) exceeded 750°C , the phase transition from a combination of CuCr_2O_4 and CuO to pure CuCrO_2 was achieved. The optimized $\text{CuCr}_{1-x}\text{O}_2$ TFT has a Resistivity Value about $0.021 \Omega \text{ cm}$, an on/off current ratio of 10^7 and a hole mobility of $0.61 \text{ cm}^2\text{V}^{-1}\text{S}^{-1}$. The construction and operation of p-Type oxide TFTs are briefly summarized in

this study, along with the challenges and advancements in oxide transistor and CMOS logic circuit development.

Keywords: Oxide Thin-Film transistors, Sol – gel Processed, Resistivity, Mobility

INTRODUCTION: The field of electro-optics has been greatly interested in delafossite semiconductors because of their special qualities and the availability of p-type materials that can be used in solar cells, photo catalysts, photo detectors (PDs), and p-type transparent conductive oxides (TCOs). Due to its superior mobility and reduced leakage current over a-Si TFTs, oxide thin-film transistors (TFTs) are extensively utilized in the display sector. These high-mobility TFTs are needed to enable high-resolution screens for fast driving. Furthermore, by utilising oxide TFTs' low leakage current properties, the power consumption of these displays can be decreased. Applications in industry, science, and technology are seeing a growth in the significance of thin film technology. Complementary circuits that enable low power dissipation and high noise resistance rely heavily on P-type inorganic TFTs. P-type metal oxide semiconductors have been the main focus of current work in the solution processing of the active material for p-type TFTs. In the hottest field of producing extremely effective p-type The general formula for TCOs, copper-based delafossite oxides, is $Cu_{1+M}^{3+}O_2$ (where M can be any of the following: Al,⁵ Fe,⁶ Ge,⁷ Ga,⁸ Cr,⁹ Y¹⁰ or Sc¹¹).promising materials since $CuAlO_2$ ⁵ was initially reported[1-2], which showed good transparency and p-type conductivity. The best p-type TCO among them is copper chromium oxide, or $CuCrO_2$, which has a band gap of about 3.1–3.3 eV,¹² [3-6]and offers stoichiometric films high electrical resistivity ($\rho = 1 \Omega \text{ cm}$) and good transparency. Thankfully, oxide TFT devices can overcome the limitations of silicon-based TFTs by using oxide semiconductors as their core material. Nowadays, oxide TFTs, such as wide-bandgap semiconductors or insulators, has good optical transmittance and strong electrical conductivity, making them a feasible substitute. The material's transparency and conductivity are impacted by the bandgap width[7-11], though. Despite their great conductivity, metallic materials are opaque, thus they are not a good substitute. A material with a broad bandgap and strong transparency is likely to have a low carrier concentration, which results in low conductivity. However, a material can only achieve excellent conductivity and transmittance throughout the visible area if its bandgap is larger than 3 eV and its carrier concentration is between 10^{19} and 10^{20} cm^{-3} [12-16]. There are several methods for creating $CuCrO_2$ films, including sputtering, molecular-beam epitaxy, spray pyrolysis, chemical vapour deposition (CVD)[17-19], sol gel, atomic layer deposition (ALD), hydro-thermal synthesis, and pulsed laser deposition (PLD)[20-23]. Among these, chemical techniques work well with glass and even plastic substrates, allowing for the deposition over vast surface areas at a relatively low temperature ($<400 \text{ }^\circ\text{C}$).

Experimental Methods:

Chromium nitrate nonahydrate ($Cr(NO_3)_3 \cdot 9H_2O$, 99.95%, Aladdin) and cupric

acetate anhydrous ($\text{Cu}(\text{COOCH}_3)_2$, 99.99%, Aladdin) were dissolved to create CuCr_xO_y precursor solution (0.1 M) in 1-to-1 molar ratio in 2-methoxyethanol ($\text{C}_3\text{H}_8\text{O}_2$, 99.9%, Aladdin). A deep green precursor solution that was transparent was formed when the mixture was agitated for five hours at room temperature. The Si wafer, which was heavily doped and had a resistivity of $10^3 \text{ } \Omega \text{ cm}$, was cleaned with acetone, ethanol, and deionized water in that order before being dried with a nitrogen cannon. The SiO_2 layer was 100 nm thick. SiO_2/Si substrates were spun with the CuCr_xO_y precursor solution for 20 seconds at a speed of 5800 rpm. The gel films were annealed for two hours at 450°C in air following the coating process.

Results and discussion:

$\text{CuCr}_{1-x}\text{O}_y$ thin-film structural analysis as a function of annealing temperature was performed and is displayed in Fig. 1a. For the $\text{CuCr}_{1-x}\text{O}_y$ thin films that were air-annealed at 400°C , a weak one may observe the peak of CuO (PDF #45-0937). The thin films that were annealed at 550°C and 600°C showed two-phase structures made of CuO (PDF #45-0937) and CuCr_2O_4 (PDF #34-0424). The phase transition from CuO and CuCr_2O_4 mixtures to CuCrO_2 (PDF #39-0247) happened when the annealing temperature (T_a) was raised to 800°C . The following reaction is the basis for the phase transition: $\text{CuO}(\text{s}) + \text{CuCr}_2\text{O}_4(\text{s}) - 2\text{CuCrO}_2(\text{s}) + 1/2\text{O}_2(\text{g})$. Fig. 1b shows the phase transition scheme. This finding suggests that the reduction of Cu^{2+} to Cu^+ is made possible by annealing at 800°C in a N_2 atmosphere. The enhanced film crystallinity is indicated by the reduced whole width at half maximum of the CuCrO_2 peaks and the increasing peak intensity with further T_a increase. The devices' carrier transport properties may certainly be enhanced by reducing the grain boundaries, which typically serve as carriers' locations of dispersion and entrapment.

The spectra from XPS studies were used to analyze the phase conversion of $\text{CuCr}_{1-x}\text{O}_y$ thin films at different temperatures, and they are displayed in Fig. 2 and 3. It's convenient to use XPS. Since the difference in approximately equal to 1 eV is relatively considerable, it is possible to discriminate between the Cu^+ - and Cu^{2+} -involved phases by calculating the binding energies of $\text{Cu } 2p_{1/2}$ and $\text{Cu } 2p_{3/2}$. Typical $\text{Cu } 2p$ spectra show that Cu occurs in CuCr_xO_y thin films as the Cu^{2+} form at T_a as low as 550 and 700°C . Conversely, the presence of CuO is implied by the satellite peaks, which are seen at 941.6 and 961.9 eV. The $\text{Cu } 2p_{1/2}$ and $\text{Cu } 2p_{3/2}$ peaks move to lower binding as the T_a is raised to 750°C . The two peaks, which are centered at 931.7 and 932.9 eV and correspond to the Cu^+ and Cu^{2+} cations, are formed by deconvoluting the binding energies of the $\text{Cu } 2p_{3/2}$ peak.

In the CuCr_xO_y thin films, the ratio of $\text{Cu}^+ / (\text{Cu}^+ + \text{Cu}^{2+})$ increases dramatically from 20% to 85% with an increase in T_a from 550°C to 900°C . The high-temperature

annealing process (4800⁰C) in a N₂ environment is responsible for the phase conversion of CuO and CuCr₂O₄ mixes to pure-phase CuCrO₂, as evidenced by the XPS results that align with the XRD analysis.




Fig 1 (a) CuCr_{1-x}O_y thin film XRD patterns after annealing at different temperatures

(b) Schematic Phase Information of CuCrO₂




Fig 2: O 1s peak of XPS analysis as Cr doping concentration increased. (a) Pristine Cu₂O, (b) Cr:Cu₂O #1, (c) Cr:Cu₂O #2, and (d) Cr:Cu₂O #3.

Fig 3: XPS spectra of the $\text{CuCr}_{1-x}\text{O}_y$ thin films annealed at different temperatures: (a) Cu 2p and (b) Cu 2p_{3/2}





Fig 4: SEM images of the $\text{CuCr}_{1-x}\text{O}_y$ thin films annealed at (a) 500 °C, (b) 600 °C, (c) 700 °C, and (d) 800 °C.

Surface morphology is a crucial factor in determining the device performance of TFTs with thin channel layers, as it has a considerable impact on electrical contacts and trap density. $\text{CuCr}_{1-x}\text{O}_y$ thin film surface morphologies were investigated using SEM, and the resulting pictures are displayed in Fig. 4. After annealing the $\text{CuCr}_{1-x}\text{O}_y$ thin films at 500, 600, 700, and 800 °C the corresponding root-mean-square (RMS) values are 5.64, 3.78, 3.57, 2.99, and 2.88 nm. One possible explanation for the lower RMS value at a larger Ta is the rise in surface energy. In this work, the evolution of surface

morphology is subordinated to the evolution of surface energy. Atoms typically migrate to lower energy sites at high annealing temperatures.

Main Structures of p-Type Oxide Semiconductor TFTs

TFTs are similar to MOSFETs and other field-effect devices in that they are constructed of semiconductors in the metal insulating layer and have three terminals [24-27]. As seen in Figure, TFTs typically have a stacked structure with the gate and source-drain on opposite sides of the active layer. These structures can be classified into four types based on the positions of the source-drain and gate as well as the bottom gate: bottom-gate-top, bottom-gate-bottom, top-gate-top, and top-gate-bottom contact types as shown in figure 5[28-33]




Figure 5: TFT structure, divided by the position of the source-drain and gate: (a) bottom-gate-top contact types; (b) bottom-gate-bottom contact types; (c) top-gate-top contact types; (d) top-gate- bottom contact types




Fig. 6 (a) Schematic diagram of the TFT structure used in this study. 7(b) Transfer characteristics of the CuCr_xO_y TFTs annealed at various temperatures. The variations of I_{on}/I_{off} and $\mu_{h,FE}$ for the CuCr_xO_y TFTs

Figure 6a shows the construction of bottom-gate and top-contact TFTs on SiO₂/p+-Si substrates in order to study the carrier transport parameters of the CuCr_xO_y thin films. The CuCr_xO_y TFTs annealed at different temperatures and their transfer characteristics are displayed in Fig. 6b. Figure S2 (ESI) shows the device's gate leakage current curves. Table 1 presents an overview of the important device parameters, such as $\mu_{h,FE}$, I_{on}/I_{off} , V_{TH} , and sub threshold swing (SS). It is evident that the CuCr_xO_y TFTs exhibit p-type conduction behaviour when the drain current (I_{DS}) increases monotonically when the gate voltage (V_{GS}) is lower. When V_{GS} is negative (within the zeroth approximation, $n = C_i(V_{GS})$), the CuCr_xO_y/SiO₂ interface experiences an increase in carrier concentration, or the field-induced accumulation layer, which may be the cause of the increase in I_{DS} .

It has been noted that as T_a rises from 500 °C to 800 °C, both the on-state current (I_{on}) and the off-state current (I_{off}) increase. This suggests that hole transport has significantly improved at greater T_a . This could be because there are fewer grain boundaries at higher T_a , which leads to better film shape and stoichiometry. Furthermore, the positively increasing V_{TH} suggests a decrease in both the number of grain boundaries in CuCr_xO_y channel layers and the number of hole traps at the CuCr_xO_y/SiO₂ interface.⁴⁵ It is well known that induced carriers can only move via a small area close to the channel/dielectric interface. Hole transport and device performance will surely benefit from the reduced quantity of faults.

When it comes to electrical performance, TFTs annealed at 700 °C and 800°C outperform those annealed at lower temperatures (i.e., 500 °C and 600 °C). It is possible that phase-pure CuCrO₂ is formed as a result of the removal of insulator-like CuCr₂O₄. With an Ion/Ioff of B10⁶ and a high mh, FE of 0.61 cm² V⁻¹ s⁻¹, the CuCrO₂ TFT annealed at 800 °C shows the best electrical performance. To the best of our knowledge, these prior publications on binary p-type Cu-based oxide TFTs synthesized in the past have a substantially larger mh, FE


Table 1. Key electrical Parameters for Various CuCr_{1-x}O_y TFTs

Temperature (°C)	M _h FE (cm ² V ⁻¹ S ⁻¹)	V _{th} (V)	I _{on/off}	SS (Vdec ⁻¹)
500	5.71 × 10 ⁻⁴	--- 48.07	B51	6.14
600	1.61 × 10 ⁻³	--- 45.76	2.2 × 10 ²	5.96
700	1.54 × 10 ⁻²	--- 43.61	2.1 × 10 ³	5.84
800	0.67	---- 33.82	B 10 ⁶	5.65
900	0.23	---- 41.38	5.1 × 10 ⁴	6.49

Table 2. Transfer Characteristics (Parameter of Five TFTs for each Condition) as Cr Doping Concentration Increased

Sample	Saturation mobility (cm ² /V _s)	V _{th} (V)	I _{on/off}	S –factor (v/dec)
Cu ₂ O	0.47	-8.04	2.72 × 10 ²	12.46
Cr : Cu ₂ O # 1	0.81	-4.46	1.05 × 10 ³	10.34
Cr : Cu ₂ O # 2	0.71	-4.48	1.21 × 10 ⁴	7.68
Cr : Cu ₂ O # 3	0.32	27.16	1.02 × 10 ²	14.88

The switching characteristics of pristine Cu₂O TFTs were subpar, exhibiting a saturation mobility (μ_{sat}) of 0.47 cm²/Vs, a threshold voltage (V_{th}) of -8.04 V, an on/off-current ratio ($I_{\text{on/off}}$) of 2.72×10^2 and an S-factor of 12.46 V/dec.



Performance of n- and p-channel tin oxide TFTs (a) Output and (b) transfer characteristics of tin oxide p-channel TFTs using ALD-Al₂O₃ as a gate dielectric. (c) Output and (d) transfer characteristics of tin oxide n-channel TFTs using SD-Al₂O₃ as a gate dielectric

The derivation equation for μ_{sat} is identical to equation (1). By fitting the square root of the transistor's I_{ds} vs V_{gs} curve linearly in the saturation zone. V_{th} was determined Equation 2 displays the formula used to calculate the S-factor.

$$\mu_{\text{sat}} = 2K / C_{\text{oy}} W [\Delta \sqrt{I_{\text{ds}}} / \Delta V_{\text{gs}}]^2 \quad \text{----- (1)}$$

$$S - \text{factor} [\Delta \log (I_{\text{ds}}) / \Delta V_{\text{gs}}] - 1 \quad \text{----- (2)}$$

The V_{th} of Cr :Cu₂O #1 and Cr :Cu₂O #2 compared with pristine Cu₂O shifted to positive. The Concentration of Vo Increased from 8.05 to 14.6 as shown in table 2

Future Challenges:

- I. Precision thin-film transistors, which are essential parts of printed electronics, can be cheaply and energy-efficiently fabricated using printing-enabled solution processing of semiconductors, particularly Cu-based films. The current approach is constrained by a discrepancy between printable ink compositions and ink compositions that provide excellent electrical performance at low processing temperatures.
- II. For the mass-production of TFTs, particularly those on flexible plastic substrates, the process temperature is crucial. While n-type oxide films can be effectively fabricated using a number of low-temperature techniques, applying these techniques to p-type oxides is still challenging.
- III. The vacuum processing method needs to be replaced by continuous processes with better throughput in order to realize revolutionary large-area and cost-effective applications, like foldable and printable screens, disposable smart labels, and smart packaging.
- IV. The performance levels of p-type TFT devices are still far from matching those of their n-type counterparts, which are now mass-produced for the display market, despite tremendous advancements in this area. High off-state current, high interfacial defect/states and other critical areas need to be addressed in terms of future research objectives.

Conclusions:

In conclusion, solution-processed CuCr_xO_y TFTs annealed at different temperatures were integrated for the first time, and p-type ternary CuCr_xO_y thin films were created utilizing a spin coating technique. As Ta levels rise in a N_2 atmosphere, it was possible to obtain phase-pure CuCrO_2 at 750°C . In the meantime, as Ta increased, so did the film's crystallinity, surface morphology, and transmittance in the visible spectrum. Applications of CuCr_xO_y thin films as channel layers in bottom-gated TFTs were investigated to examine their electrical performance. High electrical performance is demonstrated by the optimized CuCrO_2 TFT.

V_0 typically has an impact on the electrical performance of oxide TFTs. As hole-trapping sites, V_0 interfered with the carrier flow, weakening the electrical properties of p-type oxide TFTs in contrast to n-type oxide TFTs. We verified the performance gains for Cu_2O TFTs without Cr but with an optimized Cr doping concentration, as follows: an S-factor of 7.68 from 12.46 V/dec, an $I_{\text{on/off}}$ of 1.21×10^4 from 2.72×10^2 , a μ_{sat} of 0.71 from $0.47 \text{ cm}^2/\text{Vs}$, and a V_{th} of -4.48 from -8.04 V . According to these findings, Cr doping increased the hole carrier's conduction mechanism and the TFTs' switching properties.

References

1. K. Nomura, T. Kamiya and H. Hosono, *Adv. Mater.*, 2011, 23, 3431.
2. C. H. Sun, D. C. Tsai, Z. C. Chang, E. C. Chen and F. S. Shieu, *Ceram. Int.*, 2016, 42, 13697
3. M. Han, J. Wang, Q. Deng, J. Wang, W. Li, P. Zhang, C. Li and Z. Hu, *J. Alloys Compd.*, 2015, 647, 1028.
4. K. C. Sanal and M. K. Jayaraj, *Appl. Surf. Sci.*, 2014, 315, 274.
S. Wu, Z. Deng, W. Dong, J. Shao and X. Fang, *Thin Solid Films*, 2015, 595, 124.
5. H. Sun, M. A. P. Yazdi, P. Briois, J. F. Pierson, F. Sanchette and A. Billard, *Vacuum*, 2015, 114, 101.
6. Nam, D.-W.; Cho, I.-T.; Lee, J.-H.; Cho, E.-S.; Sohn, J.; Song, S.-H.; Kwon, H.-I. Active Layer Thickness Effects on the Structural and Electrical Properties of p-Type Cu₂O Thin-film Transistors. *J. Vac. Sci. Technol.*, B 2012, 30, No. 060605.
7. Maeng, W.; Lee, S.-H.; Kwon, J.-D.; Park, J.; Park, J.-S. Atomic Layer Deposited p-Type Copper Oxide Thin Films and the Associated Thin Film Transistor Properties. *Ceram. Int.* 2016, 42, 5517–5522.
8. Ueda, K.; Hase, T.; Yanagi, H.; Kawazoe, H.; Hosono, H.; Ohta, H.; Orita, M.; Hirano, M. Epitaxial Growth of Transparent p-Type Conducting CuGaO₂ Thin Films on Sapphire (001) Substrates by Pulsed Laser Deposition. *J. Appl. Phys.* 2001, 89, 1790–1793.
9. Yanagi, H.; Kawazoe, H.; Kudo, A.; Yasukawa, M.; Hosono, H. Chemical Design and Thin Film Preparation of p-Type Conductive Transparent Oxides. *J. Electroceram.* 2000, 4, 407–414.
10. Jaehnike, F.; Pham, D. V.; Bock, C.; Kunze, U. Role of Gallium and Yttrium Dopants on

the Stability and Performance of Solution Processed Indium Oxide Thin-film Transistors. *J. Mater. Chem. C* 2019, 7, 7627–7635.

11. Y.-H. Kim, J.-S. Heo, T.-H. Kim, S. Park, M.-H. Yoon, J. Kim, M. S. Oh, G.-R. Yi, Y.-Y. Noh and S. K. Park, *Nature*, 2012, 489, 128.
12. J. Jang, S. Chung, H. Kang and V. Subramanian, *Thin Solid Films*, 2016, 600, 157.
13. Yim, K.; Youn, Y.; Lee, M.; Yoo, D.; Lee, J.; Cho, S. H.; Han, S. Computational Discovery of p-Type Transparent Oxide Semiconductors Using Hydrogen Descriptor. *npj Comput. Mater.* 2018, 4, 17.
14. Zhang, K. H. L.; Xi, K.; Blamire, M. G.; Egdell, R. G. p-Type Transparent Conducting Oxides. *J. Phys.: Condens. Matter* 2016, 28, 383002. (12) Zhang, N.; Sun, J.; Gong, H. Transparent p-Type Semiconductors: Copper-based Oxides and Oxychalcogenides. *Coatings* 2019, 9, 137.
15. Wang, Z.; Nayak, P. K.; Caraveo-Frescas, J. A.; Alshareef, H. N. Recent Developments in p-Type Oxide Semiconductor Materials and Devices. *Adv. Mater.* 2016, 28, 3831–3892.
16. Kawazoe, H.; Yasukawa, M.; Hyodo, H.; Kurita, M.; Yanagi, H.; Hosono, H. p-Type Electrical Conduction in Transparent Thin Films of CuAlO₂. *Nature* 1997, 389, 939–942.
17. Raebiger, H.; Lany, S.; Zunger, A. Origins of the p-Type Nature and Cation Deficiency in Cu₂O and Related Materials. *Phys. Rev. B* 2007, 76, No. 045209.
18. Togo, A.; Oba, F.; Tanaka, I.; Tatsumi, K. First-principles Calculations of Native Defects in Tin Monoxide. *Phys. Rev. B* 2006, 74, 195128.
19. Jeong, S.; Aydil, E. S. Structural and Electrical Properties of Cu₂O Thin Films Deposited on ZnO by Metal Organic Chemical Vapor Deposition. *J. Vac. Sci. Technol., A* 2010, 28, 1338–1343
20. Yim, K.; Youn, Y.; Lee, M.; Yoo, D.; Lee, J.; Cho, S. H.; Han, S. Computational Discovery of p-Type Transparent Oxide Semiconductors Using Hydrogen Descriptor. *npj Comput. Mater.* 2018, 4, 17.

21. Zhang, K. H. L.; Xi, K.; Blamire, M. G.; Egdell, R. G. p-Type Transparent Conducting Oxides. *J. Phys.: Condens. Matter* 2016, 28, 383002.
22. Zhang, N.; Sun, J.; Gong, H. Transparent p-Type Semiconductors: Copper-based Oxides and Oxychalcogenides. *Coatings* 2019, 9, 137.
23. Wang, Z.; Nayak, P. K.; Caraveo-Frescas, J. A.; Alshareef, H. N. Recent Developments in p-Type Oxide Semiconductor Materials and Devices. *Adv. Mater.* 2016, 28, 3831–3892.
24. Kawazoe, H.; Yasukawa, M.; Hyodo, H.; Kurita, M.; Yanagi, H.; Hosono, H. p-Type Electrical Conduction in Transparent Thin Films of CuAlO₂. *Nature* 1997, 389, 939–942.
25. Raebiger, H.; Lany, S.; Zunger, A. Origins of the p-Type Nature and Cation Deficiency in Cu₂O and Related Materials. *Phys. Rev. B* 2007, 76, No. 045209.
25. Togo, A.; Oba, F.; Tanaka, I.; Tatsumi, K. First-principles Calculations of Native Defects in Tin Monoxide. *Phys. Rev. B* 2006, 74, 195128.
26. Jeong, S.; Aydil, E. S. Structural and Electrical Properties of Cu₂O Thin Films Deposited on ZnO by Metal Organic Chemical Vapor Deposition. *J. Vac. Sci. Technol., A* 2010, 28, 1338–1343
27. Omata, T. et al. Wurtzite CuGaO₂: A new direct and narrow band gap oxide semiconductor applicable as a solar cell absorber. *J. Am. Chem. Soc.* 136, 3378–3381 (2014).
28. Wang, X. et al. Research on the performance of photodetector based on Cr doped CuGaO₂ nanoplates. *Opt. Mater. Amst.* 115, 111042 (2021).
29. Choi, M., Yagi, S., Ohta, Y., Kido, K. & Hayakawa, T. Estimation of delafossite p-type CuGaO₂/ZnO hybrids as semiconductor photocatalyst by controlling particle size. *J. Phys. Chem. Solids* 150, 109845 (2021).
30. Ajimsha, R. S., Das, A. K., Joshi, M. P. & Kukreja, L. M. Band alignment studies of Al₂O₃/CuGaO₂ and ZnO/CuGaO₂ hetero structures grown by pulsed laser deposition. *Appl. Surf. Sci.* 317, 994–999 (2014).

31. Mine, T. et al. Control of carrier concentration and surface fattening of CuGaO₂ epitaxial films for a p-channel transparent transistor. *Tin Solid Films* 516, 5790–5794 (2008).
32. Chen, L. et al. CuGaO₂ nano sheet arrays as the hole-transport layer in inverted perovskite solar cells. *ACS Appl. Nano Mater.* 5, 10055–10063 (2022).